

DIAGNOSTIC ACCESS TO PROCESSORS
IN A COMPLEX ELECTRICAL SYSTEM

BACKGROUND OF THE INVENTION

5

A. Field of the Invention

The present invention relates generally to debugging and diagnostic systems and, more particularly, to systems that exchange diagnostic information
10 with multiple processors in a complex electrical system.

B. Description of Related Art

Conventional networks typically include routers that route packets from one or more sources to one or more destinations. A packet is a variable size
15 record that is transmitted through a network. A router is a network device that receives packets containing data and control information at input ports, and, based on destination or other information included in the packets, routes the packets to appropriate output ports that lead to either the next router in the packet's journey or to the packet's final destination. Routers determine the
20 proper output port for a particular packet by evaluating header information included in the packet.

Routers, particularly high-performance routers, can be complex devices that include multiple processors and other circuitry integrated into a single physical box. For example, a router may include physical interface cards (PICs),
25 modules for holding the physical interface cards (sometimes called flexible PIC concentrators), a routing engine, and switching and forwarding modules. Each

one of these components may be implemented on a separate circuit board controlled by one or more processors. These circuit boards may then be mounted in a single physical frame to form the router.

Any of the multiple processors that control the circuit boards in the router
5 may malfunction. Accordingly, it is desirable that the processors execute instructions that allow a designer to receive diagnostic or debugging information so that the designer can pinpoint and correct the problem. Conventionally, such processors included some type of high-level diagnostic ability, such as allowing a telnet session through an Ethernet port. Although such high-level diagnostic
10 procedures can be useful, they are not helpful if the malfunction renders the high-level diagnostic protocol inoperative.

A further potential problem with conventional diagnostic protocols is that each processor may have a separate port that the user must physically connect a cable to in order to view the diagnostic information for that processor. Wiring
15 each processor separately can require a lot of cable and can be inconvenient and awkward for the user, particularly in systems with a large number of processors, any of which can be difficult to access when physically secured in the complete system.

Accordingly, there is a need in the art to improve access to processor
20 diagnostic information in complex multi-processor systems.

SUMMARY OF THE INVENTION

Systems and methods consistent with the present invention address this and other needs through a low-level debugging and diagnostic system

5 implemented in a complex electrical system.

One aspect of the present invention is directed to a system comprising a number of processors implemented on circuit boards and a number of receiver/driver circuits each connected to a serial port of one of the plurality of processors. Additionally, a master processor is coupled to the receiver/driver
10 circuits to select one of the plurality of processors as an active processor for communicating diagnostic information to the master processor.

A second aspect of the present invention is directed to a method of obtaining diagnostic information from at least one of a number of processors in an electrical system. The method comprises receiving a request to receive
15 diagnostic information from one of the processors and connecting the selected processor to a bus. Further, the non-selected processors are electrically insulated while the diagnostic information from the selected processor is received via a serial communication session transmitted over the bus. The selected processor is brought on-line by executing boot code, the boot code causing the
20 selected processor to transmit the diagnostic information before the boot code is fully loaded.

A third aspect of the present invention is directed to a network device including a bus, a packet forwarding engine, and a routing engine. The packet

forwarding engine has a plurality of circuit boards each including at least one processor and a receiver/driver circuit associated with each of the processors.

The routing engine is connected to the bus and includes a master processor, the master processor selects one of the processors as an active processor for

5 communicating diagnostic information by instructing the receiver/driver circuit associated with the selected processor to logically connect the selected processor to the bus.

BRIEF DESCRIPTION OF THE DRAWINGS

10 The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate an embodiment of the invention and, together with the description, explain the invention. In the drawings,

Fig. 1 is a diagram illustrating functional components of an exemplary router;

15 Fig. 2 is a more detailed illustration of the exemplary router shown in Fig. 1;

Fig. 3 is a diagram broadly illustrating a system for receiving diagnostic and debugging information consistent with an aspect of the present invention; and

20 Fig. 4 is a flow chart illustrating methods consistent with the present invention for receiving diagnostic and debugging information.

DETAILED DESCRIPTION

The following detailed description of the invention refers to the accompanying drawings. The same reference numbers in different drawings
5 identify the same or similar elements. Also, the following detailed description does not limit the invention. Instead, the scope of the invention is defined by the appended claims and equivalents.

As described herein, a low-level diagnostic system provides convenient diagnostic access to multiple processors in a complex electrical system. A single
10 master processor controls which of the multiple processors are active. Because the diagnostic information is implemented as a low-level process within the processors, it is useful even if the processor fails to completely come on-line.

The processor monitoring and diagnostic system consistent with the present invention may be implemented in the context of a network device, such
15 as a router. Fig. 1 is a diagram illustrating, at a high-level, functional components of an exemplary router 100. In general, router 100 receives incoming packets 110, determines the next destination (the next "hop" in the network) for the packets, and outputs the packets as outbound packets 111 on physical links that lead to the next destination. In this manner, packets "hop" from router to router in
20 a network until reaching their final destination.

Router 100 includes routing engine 105 and a packet forwarding engine (PFE) 106. Routing engine 105 may maintain one or more routing tables (RTs) 115 and a forwarding table (FT) 116. Through routing tables 115, routing engine

105 consolidates routing information that the routing engine 105 learns from the routing protocols of the network. From this routing information, the routing protocol process may determine the active routes to network destinations and install these routes into forwarding table 116. Packet forwarding engine 106 may

5 consult forwarding table 116 when determining the next destination for incoming packets 110.

Fig. 2 is a more detailed illustration of exemplary router 100. PFE 106 generally handles input/output functions related to the incoming and outgoing packets 110 and 111, respectively. More particularly, PFE 106 receives the

10 incoming packets through physical interface cards (PICs) 201, which forward the received packets to flexible PIC concentrators (FPCs) 205. Packet header information from the received packets is transmitted from FPCs 205 to switching and forwarding modules 207. Switching and forwarding modules 207 locate the destination of the packets by matching address information in the header to

15 information in forwarding table 116. The processed header, including its destination PIC, may subsequently be received by FPCs 205, which reassemble and transmit the packet through the appropriate PIC 201. Midplane bus 204 connects routing engine 105, switching and forwarding modules (SFMs) 207, and FPCs 205. Midplane bus 204 may be implemented as part of the physical

20 chassis of router 100.

Incoming packets 110 and outgoing packets 111 may be received by different PICs 201 over a number of different types of physical transmission standards. For example, the packets may be received through a Gigabit

Ethernet connection, an optical connection (e.g., OC-3 or OC-12) over ATM (asynchronous transfer mode), or an optical connection over SONET (synchronous optical network). Each different physical interface standard may be handled by a specially designed PIC 201. Packets received by the router 100

5 at one of PICs 201, after processing, may be transmitted from the router 100 by another one of PICs 201. In general, each of PICs 201 perform media-specific processing, such as framing and checksum verification, for the packets received by the PIC 201. In this manner, router 100 can support packet routing over a network constructed using heterogeneous transmission components.

10 FPCs 205, switching and forwarding modules 207, PICs 201, and RE 105 may each include one or more control processors generally used to manage their operation. These control processors are illustrated as control processors 210 on FPCs 205 and control processors 211 on switching and forwarding modules 207. Physically accessing each of these processors 210 and 211 for diagnostic or

15 debugging purposes was conventionally inconvenient and time consuming.

Fig. 3 is a diagram broadly illustrating a system for receiving diagnostic and debugging information consistent with an aspect of the present invention.

As shown in Fig. 3, processors 301-304 are each connected via a driver/receiver circuit 305-308 to a bus 310. Another driver/receiver circuit 312

20 connects a master processor 314 to bus 310. Master processor 314 is connected to control logic 315, which controls the operation of driver/receiver circuits 305-308. An optional TTL-to-RS 232 converter 313 may be used to

convert TTL signals from driver/receiver circuit 312 to RS-232 signals for processing by master processor 314.

Each of processors 301-304 may be coupled to a number of different peripheral components, a non-exhaustive list of which includes dynamic random access memory (DRAM) 320, flash memory 321, an Ethernet port 322, and a PCI bus 323. Flash memory 321, for example, may be used to store computer instructions for booting-up the processor when it is initially turned-on.

Processors 301-304 may each be control processors such as processors 210 and 211, which are implemented in FPCs 205 and switching and forwarding modules 207. For example, processor 301 may be a control processor 210 in one of FPCs 205, processor 302 may be a control processor 210 in another one of FPCs 205, processor 303 may be a control processor implemented in one of switching and forwarding modules 207, and processor 304 may be a control processor implemented on another one of switching and forwarding modules 207. Master processor 314 may be implemented in routing engine 105.

Bus 310 connects processors 301-305 to master processor 314. Bus 310 may be implemented as a portion (i.e., one or more wires) of midplane bus 204.

In operation, as each of processors 301-304 are powered-up, the processor begins to come on-line by executing boot code (i.e., computer instructions for implementing the basic processing operations in flash memory 321). When the boot code is successfully loaded by the processor, the processor may begin to load a more complex operating system or application code from flash memory 321 or over Ethernet connection 322. Errors in either

the boot code or the application code may cause the processor to fail to successfully boot up.

Each of processors 301-304 may be connected to its respective receiver/driver circuit 305-308 through a port such as a TTL UART port. UARTs (universal asynchronous receiver-transmitter) are well known components for handling asynchronous serial communication. The TTL UART port from each of processors 301-304 are low-level serial ports that require relatively few computer instructions from the boot code to begin functioning. Thus, the TTL UART port may be enabled early in the boot code sequence to provide diagnostic information as early as possible. Accordingly, each of processors 301-304 may begin transmitting a stream of status information to its respective receiver/driver circuit 305-308 as early as possible in its boot-up sequence, potentially even before the processor is capable of receiving commands from the receiver/driver circuit. In this manner, diagnostic and debug information can be received from a malfunctioning processor as early as possible—even before the boot code has fully loaded.

The operation of the debugging and diagnostic circuitry shown in Fig. 3 will now be described in more detail with reference to the flow chart of Fig. 4.

A diagnostic operation begins when the master processor 314 receives an indication from the user as to which of processors 301-304 the user would like to receive diagnostic information from. (Act 401). Master processor 314 then ensures that all the non-selected receiver/driver circuits are off-line by instructing control logic 315 to de-activate all of the receiver/driver circuits. (Act 402). In

response, the receiver/driver circuits 305-308 present a high-impedance state to the bus. (Act 403). The master processor then instructs the control logic 315 to activate the receiver/driver circuit corresponding to the selected processor. (Act 404). In response, the receiver/driver connects the selected processor to the
5 bus. (Act 405).

The receiver/driver circuit 312, corresponding to the master processor 314, operates similarly to receiver/driver circuits 305-308. More particularly, receiver/driver circuit 312 drives data from master processor 314 to bus 310 and passes data from bus 310 to master processor 314. Master processor 314 may
10 communicate with processors 301-304 via an RS-232 port. In this situation, if the signals received by receiver/driver circuits 305-308 and 312 are TTL signals, optional TTL-to-RS 232 converter 313 converts between the TTL and RS-232 signals.

At this point, the master processor has established a communication path
15 to the selected processor. The master processor can then begin running a terminal session application for interacting with the selected processor. (Act 406). Master processor 314, after establishing the terminal session with the active processor of processors 301-304, as performed in Acts 401-406, begins to receive status information from the active processor. Such information may be
20 exchanged through TTL signals received from the selected processor and amplified and sourced to bus 310 by the active receiver/driver circuit. Similarly, signals on bus 310 are received by the active receiver/driver and passed to the selected processor of processors 301-304.

The communications link between the active processor and master processor 314 may be bi-directional, so that the master processor 314 can also transmit commands to the active processor. In this manner, the user can interactively send and receive diagnostic or debugging information from the active processor.

The terminal session may continue to run until the user exits the terminal application. (Act 407). At this point, the master processor instructs control logic 315 to deactivate the active receiver/driver circuit, which then presents a high impedance state to the bus. (Acts 408 and 409).

Although each of processors 301-304 and receiver/driver circuits 305-308 were illustrated as single components, these components could be redundantly implemented to provide a more highly fault tolerant system.

As described above, diagnostic access circuitry allows a user, acting through a master processor, to receive diagnostic or debugging information from a selected one or more processors. The user does not need to be able to physically access any of the processors. Further, the diagnostic access software in the processors may be implemented at a low-level, giving the user the ability to view the diagnostic information even though the processor fails to fully boot-up.

The foregoing description of preferred embodiments of the present invention provides illustration and description, but is not intended to be exhaustive or to limit the invention to the precise form disclosed. Modifications and variations are possible in light of the above teachings or may be acquired from practice of the invention.

The scope of the invention is defined by the claims and their equivalents.

1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452